TSMC-01-037B

December 17, 2003

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572 28 Davis Avenue Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/682,052 10/09/03

Kuo-Rey Peng et al.

A POLYCRYSTALLINE SILICON DIODE STRING FOR ESD PROTECTION OF DIFFERENT POWER SUPPLY CONNECTIONS

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation
In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on December \S^9 , 2003.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

12/19/03

TSMC-01-037B

U.S. Patent 6,118,155 to Voldman, "Integrated ESD Structures for Use in ESD Circuitry," discloses an ESD structure with poly between the diodes.

The paper "On-Chip ESD Protection Design by Using Polysilicon Diodes in CMOS Technology for Smart Card Application," by Wang et al., EOS/ESD Symposium 00-266, pp. 3A.4.1 - 3A.4.10, discloses a novel on-chip ESD protection design by using polysilicon diodes for smart card application.

The following three U.S. Patents discuss ESD device structures:

- 1) U.S. Patent 5,674,761 to Chang et al., "Method of Making ESD Protection Device Structure for Low Supply Voltage Applications."
- 2) U.S. Patent 5,856,214 to Yu, "Method of Fabricating a Low Voltage Zener-Triggered SCR for ESD Protection in Integrated Circuits."
- 3) U.S. Patent 6,096,584 to Ellis-Monaghan et al.,
 "Silicon-on-Insulator and CMOS-on-SOI Double Film
 Fabrication Process with a Coplanar Silicon and
 Isolation Layer and Adding a Second Silicon Layer on
 One Region."

- U.S. Patent 4,616,404 to Wang et al., "Method of Making Improved Lateral Polysilicon Diode by Treating Plasma Etched Sidewalls to Remove Defects," describes a method of making improved lateral polycrystalline silicon diode by treating plasma-etched sidewalls to remove defects.
- U.S. Patent 6,229,157 to Sandhu, "Method of Forming a Polysilicon Diode and Devices Incorporating Such Diode," discloses a polycrystalline diode.

The following two U.S. Patents disclose a polycrystalline diode structure that has a high voltage tolerance, which is to be used for mixed-voltage, and mixed signal and analog/digital applications:

- 1) U.S. Patent 6,232,163 to Voldman et al., "Method of Forming a Semiconductor Diode with Depleted Polysilicon Gate Structure."
- 2) U.S. Patent 6,015,993 to Voldman et al., "Semiconductor Diode with Depleted Polysilicon Gate Structure and Method."

An application of polycrystalline silicon diodes is shown in "On-Chip ESD Protection Design by Using Polysilicon Diodes in CMOS Process," Ker et al., IEEE Journal of Solid-State Circuits, IEEE, New York, Vol.36, No.4, April 2001, pp.678-686.

TSMC-01-037B

Another application describing applications using polycrystalline silicon diodes as the ESD clamp devices in CMOS process is shown in "On-Chip ESD Protection Design for GHz RF Integrated Circuits by Using Polycrystalline Silicon Diodes in Sub-quarter-micron CMOS Process," Chang and Ker, Proceedings 2000 Electrical Overstress and Electrostatic Discharge Symposium, IEEE, New York, NY, 2000, pp. 3A 4,1 - 3A 4.10.

Another application for polycrystalline silicon diodes for ESD applications is described in "Design of the Turn-On Efficient Power-Rail ESD Clamp Circuit with Stacked Polysilicon Diodes," Ker and Chen, Proceeding of the 2001 International Symposium on Circuits and Systems, IEEE, New York, 2001, pp. IV-758-IV-761.

Sincerely

Stephen B. Ackerman,

Reg. No. 37761

												., <u>(</u>	-o-f	3
Form PTO-1449										DOCUME HUMBER (CORDINA) TSMC-01 - 037 B 10/682, 052				
AN APPLICATION									HOITATIC	Applicant. C C C				
DEC 2 2 2										Filing Date		araw un um	d.	
DEC 2 2 7		10 3	90	rol s	hou	ols i	l no	x0127\langle)		10/09/	3			
BADE	HOY.	Ż.						į.	U.S. PATE	ENT DOCUMENTS	7		1	·
MUYT	00	жv Т	u c	KT)	T	100	R	DATE		NULE .	CLL	MECTI	k M4.1	O DATE
	6	1	1	8	1	5	5	9/12/00	Voldma	<u> </u>	257	360	6/16	199
	5	6	1	4	1	6	1	10/7/97	Chang	etd.	43-	7 29	5/2	196
·····	5	8	5	6	2	1	4	1/5/99	4,		438	133	3/4	196
	6	0	9	6	5	8	4	8/1/00	EllisM	onaghan et d.			3/12	198
	4	6	1	6	4	ပ	4	10/14/86	Wans &	td.	29	576B	11/3	0/84
	6	2	2	9			_	5/8/01	Sand	1.4	257	75	8/11	199
	6	2	3	2	1	6	3	5/15/01	Voldma	m et d.	438	212	7/=	28/99
	6	O	1	1	İ			1/18/08	Vold un	in et al.	257		8/3	1198
														-1
	_	-	-	-		-	-				-			
	1	ــــا	Ŀ	<u>L.</u>	<u> </u>	<u> </u>	<u>L</u>	<u> </u>	L FOREIGN PA	TENT DOCUMENT	S		<u> </u>	
	∞	cur	Œн	IT HI	บนเ	3EN		OUTE	cou	YNTHI	cuss	รบธะเนรอ	Transl	·
		7					\dashv			· · · · · · · · · · · · · · · · · · ·		<u> </u>	YES	1 100
	\neg		\dashv			ij	\dashv							<u>}</u>
		-	-	_	-	-	- -							
		_	_		_	-	_							
		_	_		_	_			·····					
						- {								
·								(OTHER DOC	JMENTS (Induam Lu	uxor, Nw.	Dalo, Portinorx I	Pagos. Ele	:.)
-	_	(he	- (Par	o e	~	<u> </u>	On-Chip	ESD Prote	dian Designby	Usina	Policilia	ion [liodes
cmos technology for Smart Card Application" by Dang et al.														
	1			1			,	2	um 00-26	4,		.4.10.	2	
		"						ノ・		1 ' '	-		0.	1
							•	1.		Design by Usi				
										d., IEEE Jou	rnal	of Solice	1-24	te Cuc
		I	È	EE		7	عب	york,	Vol.36, A	la.4 April 201	oi, fe	.678-6	86.	
EXAMPLE					-					DATE CONCOERED	,			
EYALANED.			٠,											

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include capy of this form with next communication to the applicant

200

#1172	-1449 	N DICOL	OCUPE.	OITATION	TSMC-01-037 B		10/682, 052			
O' MINEC	OTANO A NI	N APPL	ICATION	MULALION	TSMC-01-037B 10/682, 052					
DEC 2 2 200	10 you (W) an	al shouts il n	0012TA)	CITATION	10/09/03 Group AT UNT					
%	NET Y				ENT DOCUMENTS					
MILL	0000000	M HOW BER	סגדנ		iwie	CLAIR	MUCUTE	አ የሌላህ ህጥ	ם בדע סרועגדנ	
			1							
			-							
										
	_ _ _		-				,			
	_									

	-									
			-	-	<u>.</u>					
	- -		-			· ·				
	_ _ _		-				-	<u> </u>		
			_	FORFIGN B	TEUT DOOLU	VEVITO.				
			1		ATENT DOCUM		Υ	Transl	atlen	
	COCCUMEN	THUMBEN	DATE		YNTHU	cuss	SUBCLASS	YES	(M)	
				OTHER DOG	TIMENTS (local)	urted Littee Dile C	Dela Partica de	Pagas Ele		
		-(1)			UMENTS (Inclu		1 1.	C		
	1.0	01		tection De	righ for G	HzRF In	tegrated	Circu	its 6	
	1.0	-Chip		tection De elline Si	sign for G licon Diod	HzRF In	tegrated quarte	Gran	its b	
	Usi	01		tection De elline Si and Ker	sign for G licon Diod Proceedin	HzRF In es in Sul	tegrated guarte	Gran Ve	its b eron	
	Usi	sess,		tection De elline Si and Ker	sign for G licon Diod Proceedin	HzRF In es in Sul	tegrated guarte	Gran Ve	its b eron	
	Res.	sess,		tection De elline Si and Ker	sign for G licon Diod	HzRF In es in Sul	tegrated guarte	Gran Ve	its b eron	
	Res.	sess,		tection De elline Si and Ker	sign for G licon Diod Proceedin	HzRF In es in Sul	tegrated guarte	Gran Ve	its b eron	
ZXXVIII KER	Res.	sess,		tection De elline Si and Ker	sign for G licon Diod Proceedin	HzRF In es in Sul	tegrated guarte	Gran Ve	its b eron	

citation if not in conformance and not considered. Include conv of this form with next communication to the applicant

Doctor Humber (Openius) Form PTO-1449 TSMC-01-037B INFORMATION DISCLOSURE 617 AT 16 IN AN APPLICATION DEC 2 2 2003 (Uso several shoots il necessary) TENT DOCUMENTS MUM EXMINEU אטיאס פגדנ א טדגטאטגדנג DOCUMENT HUMBER DATE HULL CLUSS MACHIA FOREIGN PATENT DOCUMENTS Translation DOCUMENT HUMBER OUTE CUSS SUBCLASS COUNTRY YES Ю OTHER DOCUMENTS (Including Lythor, Tibo, Dato, Portinort Pages, Etc.)

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with pext communication to the applicant

DATE CONCOERED

EXAMPLE